These are verilog source files associated with the article "A Soft Processor for DSP" which appeared in the Winter 2009 issue of Packet Status Register/.